

Intel Huron River Sandy Bridge 32nm SV PGA988B i3, i5 DC 35W/ i7 QC 45W

POWER



Layout

DMI

Differential 85ohm (single 50)
n,p mismatch <5mils
maximum mis-match between inter-pairs :
7000 mils (177.8 mm)
Max: [2000 to 8000 mils, 3vias]
436735 Huron River Design Guide 1.0

Layout

FDI

Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
3vias : 2000 to 8000 mils
4vias : 2000 to 6500 mils
436735 Huron River Design Guide 1.0

Note:
FDI (Flexible Display Interface):
Carries display traffic
from the integrated graphics controller
to the legacy display connectors in the PCH.

Layout

DP_ICOMPO :
Trace Width : 12 mils (0.305 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length :500 mils (12.7 mm)

DP_COMPIO :
PEG_RCOMPO
Trace Width : 4 mils (0.102 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length : 500 mils (12.7 mm)

436735 Huron River Design Guide 1.0

Layout






eDP

Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
2vias : 2000 - 8000 mils
4vias : 2000 - 8000 mils
436735 Huron River Design Guide 1.0





Layout(Switchable Graphics Topology)

eDP

Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
4vias : 2000 - 5000 mils
436735 Huron River Design Guide 1.0



Sandy Bridge_FOXCONN_PZ98927-3641-41F



Layout

PEG_ICOMPO :
Trace Width : 12 mils (0.305 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length :500 mils (12.7 mm)

PEG_ICOMPI :
PEG_RCOMPO
Trace Width : 4 mils (0.102 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length : 500 mils (12.7 mm)

436735 Huron River Design Guide 1.0

Layout


Intel PEG
Differential 80ohm(single 48ohm)

The change in AC capacitor value from 100nF to 220nF
is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)



HPMH-11-0010000110G	IC CPU SNB 1G8 Q15M D0 rPGA988B
HPMH-11-0010000111G	IC CPU SNB 2G Q15C D0 rPGA988B
HPMH-11-0010000112G	IC CPU SNB 2G2 Q154 D0 rPGA988B
HPMH-11-0010000113G	IC CPU SNB 2G5 Q17N J0 rPGA988B
HPMH-11-0010000114G	IC CPU SNB 2G6 Q16P J0 rPGA988B
HPMH-11-0010000115G	IC CPU SNB 2G7 Q16M J0 rPGA988B
HPMH-11-0010000116G	IC CPU SNB 2G5 Q17N J0 rPGA988B
HPMH-11-0010000117G	IC CPU SNB 2G2 Q1CL D1 rPGA988B
HPMH-11-0010000118G	IC CPU SNB 2G3 Q1CG D1 rPGA988B
HPMH-11-0010000119G	IC CPU SNB 2G Q1CN D1 rPGA988B
HPMH-11-0010000120G	IC CPU SNB 2G Q1NS D2 rPGA988B
HPMH-11-0010000121G	IC CPU SNB 2G2 Q1NN D2 rPGA988B
HPMH-11-0010000122G	IC CPU SNB 2G3 Q1NC D2 rPGA988B
HPMH-11-0010000123G	IC CPU SNB 2G1 Q1SP J1 rPGA988B
HPMH-11-0010000124G	IC CPU SNB 2G3 Q1SD J1 rPGA988B
HPMH-11-0010000125G	IC CPU SNB 2G5 Q1RX J1 rPGA988B
HPMH-11-0010000126G	IC CPU SNB 2G6 Q186 J1 rPGA988B
HPMH-11-0010000127G	IC CPU SNB 2G7 Q1S2 J1 rPGA988B
HPMH-11-0010000128G	IC CPU SNB 2G SR02Y D2 rPGA988B
HPMH-11-0010000129G	IC CPU SNB 2G2 SR014 D2 rPGA988B
HPMH-11-0010000130G	IC CPU SNB 2G3 SR012 D2 rPGA988B

FLEX Computing

Project Name : H710DI1	Title : CPU_1/7_DMI_FDI_PCIE
Size : Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010	Sheet: 2 of 63




DDR SYSTEM MEMORY A



Sandy Bridge_FOXCONN_PZ98927-3641-41F


DDR SYSTEM MEMORY B



Sandy Bridge_FOXCONN_PZ98927-3641-41F

FLEX Computing


Project Name : H710D11		Title : CPU_3/7_DDR3	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet : 4	of 63




Pulled up on motherboard to 3.3 V.
Also routed to CPU through a 0
series resistor.

VCCIO_SEL On CRB
H_SNB_IVB#_PWRCTRL = low, 1.0V
H_SNB_IVB#_PWRCTRL = high/NC, 1.05V


Voltage selection for VCCIO: For Huron
River platforms, this pin must be pulled high
on the motherboard



CFG Straps for PROCESSOR



POWER




PEG AND DDR



CORE SUPPLY

SVID

SENSE LINES




7/06 delet 330uF X2
poewr side have 330uF X3
(3x 330 μ F for 2012 capable designs)
follow Huron River Platform Power Delivery (439028)



POWER

CN_CPU801G



AT24 VAXG1
AT23 VAXG2
AT21 VAXG3
AT20 VAXG4
AT18 VAXG5
AT17 VAXG6
AR24 VAXG7
AR23 VAXG8
AR21 VAXG9
AR20 VAXG10
AR18 VAXG11
AR17 VAXG12
AP24 VAXG13
AP23 VAXG14
AP21 VAXG15
AP20 VAXG16
AP18 VAXG17
AP17 VAXG18
AN24 VAXG19
AN23 VAXG20
AN21 VAXG21
AN20 VAXG22
AN18 VAXG23
AN17 VAXG24
AM24 VAXG25
AM23 VAXG26
AM20 VAXG27
AM18 VAXG28
AM17 VAXG29
AL24 VAXG30
AL23 VAXG31
AL21 VAXG32
AL20 VAXG33
AL18 VAXG34
AL17 VAXG35
AK24 VAXG36
AK23 VAXG37
AK21 VAXG38
AK20 VAXG39
AK18 VAXG40
AK17 VAXG41
AJ24 VAXG42
AJ23 VAXG43
AJ21 VAXG44
AJ20 VAXG45
AJ18 VAXG46
AJ17 VAXG47
AH24 VAXG48
AH23 VAXG49
AH21 VAXG50
AH20 VAXG51
AH18 VAXG52
AH17 VAXG53
AH16 VAXG54

SENSE
LINES


VREF

DDR3 - 1.5V RAILS


SA RAIL

MISC


1.8V RAIL




Sandy Bridge_FOXCONN_P298927-3641-41F



poewr side have 330uF X2 (NA X 1)




poewr side have 330uF X2(NA)




VCCSA_SEL Voltage Selection Table

VID[0] Pin C22	VID[1] Pin C24	VCCSA Vout	2011 processor	2012 processor
0	0	0.90 V	Yes	Yes
0	1	0.80 V	Yes	Yes
1	0	0.725 V	No	Yes
1	1	0.675 V	No	Yes



Layout

Four 0402 0.1uF stitching capacitors added between +V1.5_DIMM & +V1.5S_CPU_VDDQ S3PowerReduction checklist




1. MB Bottom Socket Cavity 10uFX2
2. MB Bottom Socket Edge 10uFX1
3. VCCSA at processor


FLEXComputing

Project Name : H710D11	Title : CPU_6/7_VGFX_VDDR3
Size : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010	Sheet: 7 of 63

Channel-A




DDR3 RVS 9.2H_DDRRK-20410-TP9D
CONN DDR3 RVS DDRRK-20410-TP9D 204P 9.2H




CONN DDR3 RVS DDRRK-20410-TP9D 204P 9.2H

Layout
Place these caps close to Pin203 and 204.



Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly, The decoupling ability can not share to 2 DIMMs.
JasonW20100206


Note:
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30



Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM and close to VDD Pin.


FLEXComputing		
Project Name :	Title :	
H710DI1	DDR3_SO-DIMM1 CHA(9H2)	
Size :	Document Number :	Rev :
	HPMH-40GAB6600-B130	B
Date: Monday, November 08, 2010		Sheet: 9 of 63

Channel-B




DDR3 RVS 5.2H_DDRRK-20410-TP5B
CONN DDR3 RVS DDRRK-20410-TP5B 204P 5.2H

7/26 Matutina Modify




DDR3 RVS 5.2H_DDRRK-20410-TP5B
CONN DDR3 RVS DDRRK-20410-TP5B 204P 5.2H

Layout
Place these caps close to Pin203 and 204.



Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly,
The decoupling ability can not share to 2 DIMMs.
JasonW20100206




Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM
and close to VDD Pin .

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34




SO-DIMM Address			
SA0_DIM0 = 0, SA1_DIM0 = 0	SPD	0xA0	
	TS	0x30	
SA0_DIM1 = 0, SA1_DIM1 = 1	SPD	0xA4	
	TS	0x34	

FLEXComputing

Project Name : H710DI1		Title : DDR3_SO-DIMM2 CHB(5H2)	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date : Monday, November 08, 2010		Sheet : 10 of 63	



Debug Port



FLEX Computing

Project Name :
H710DI1

Title :
XDP(PROCESSOR / PCH)


Size :

Document Number :
HPMH-40GAB6600-B130

Rev :
B

Date: Monday, November 08, 2010

Sheet : 11 of 63







3.3VSTBY_PCH



COUGARPOINT (LVDS,DDI)





U811E					
326	TP1		RSVD1	A7	
326	TP2		RSVD2	A7	
425	TP3		RSVD3	AUS	EDS P.38 remove ONFI NAND interface
316	TP4		RSVD4	B64	
438	TP5		RSVD5	AT10	
437	TP6		RSVD6	B08	
437	TP7		RSVD7	AU2	
437	TP8		RSVD8	AT4	
445	TP9		RSVD9	AT3	
438	TP10		RSVD10	AT1	
430	TP11		RSVD11	AH3	
412	TP12		RSVD12	AT5	
412	TP13		RSVD13	AV3	
444	TP14		RSVD14	AV1	
445	TP15		RSVD15	BB1	
413	TP16		RSVD16	BA3	
424	TP17		RSVD17	B86	
446	TP18		RSVD18	BB3	
445	TP19		RSVD19	BB7	
	TP20		RSVD20	BE8	
			RSVD21	BD4	
			RSVD22	BF6	
321	TP21		RSVD23	AV5	
420	TP22		RSVD24	AV1	
416	TP23				
446	TP24		RSVD25	AT8	
			RSVD26	AY5	
E28	TP25		RSVD27	BA2	
430	TP26				
432	TP27		RSVD28	AT12	
			RSVD29	BF3	




DB-USB Port 0	00
DB-USB Port 1	
MB-USB Port 2	00
MB-USB Port 3	
USB-WLAN Port 4	
USB-BT Port 5	
USB-FT Port 8	
USB-WECAM Port 9	
USB-TOUCH SCREEN PORT 10	
*USB-Port1 and port9 for BIOS debug tool	



1. 14 USB ports are not available on all Standard SKU's.
2. SFF USB ports are only 12 port




COUGARPOINT (GPIO,VSS_NCTF,RSVD)





GPI048	0ohm NA High = Strong (Default)
SV_SET_UP	0ohm Mounted Low = Weak




PWA rev	GPI13 (RJ807)	GPI57 (RJ6)
SI	0	0
PV	0	1
MV	1	0
Reserved	1	1



	DC or QC HM65 or HM67	GPI12(RJ809) Bit 1	GPI52(RJ808) Bit 0
A	DC CPU(35W) HM65 PCH	0	0
	DC CPU(35W) HM67 PCH	0	1
	QC CPU(45W) HM67 PCH	1	0
	QC CPU(45W) HM67 PCH	1	1




This signal has a weak internal pull-up.
Note: the internal pull-up is disabled after
PLTRST# deasserts.



RJ806	RJ803	RJ804	RJ7	platform	platform ID	SI	PV	
0(B)	0(B)	0(B)	0(B)	Grant 1.0 SG w/ AMD Seymour & Intel Graphic (Beats)	0x1656			
0(B)	0(B)	0(B)	1(A)	Grant 1.0 SG w/ AMD Whistler & Intel Graphic (Beats)	0x1657	SKU4		
0(B)	0(B)	1(A)	0(B)	Grant 1.0 UMA (Beats)	0x1658	SKU2		
0(B)	0(B)	1(A)	1(A)	Grant 1.0 SG w/ AMD Seymour & Intel Graphic (non Beats/Dolby)	0x3581	SKU3		
0(B)	1(A)	0(B)	0(B)	Grant 1.0 SG w/ AMD Whistler & Intel Graphic (non Beats/Dolby)	0x3582			
0(B)	1(A)	0(B)	1(A)	Grant 1.0 UMA (non Beats/Dolby)	0x3583	SKU1		
0(B)	1(A)	1(A)	0(B)	Bogart 1.0 SG w/ AMD Seymour & Intel Graphic+Subwoofer(Beats)	0x1659	SKU5,6		
0(B)	1(A)	1(A)	1(A)	Bogart 1.0 SG w/ AMD Whistler & Intel Graphic+Subwoofer(Beats)	0x165A	SKU7,8		


FLEX Computing			
Project Name: H710DI1		Title: PCH_6/10_CPU_GPIO_VSS_RSD	
Size:	Document Number: HPM14-40GAB6600-B130		Rev: B
Date:	Monday, November 08, 2010		Sheet: 17 of 63

COUGARPOINT (POWER)



FLEX Computing		
Project Name :	H710D11	
Title :	PCH_7/10_POWER 1	
Size :	Document Number :	Rev :
	HPMH-40GAB6600-B130	B
Date: Monday, November 08, 2010	Sheet :	18 of 63

COUGARPOINT (POWER)



COUGARPOINT (GND)

U811I

AY4	VSS[159]	H46
AY42	VSS[160]	K18
AY46	VSS[161]	K26
AY8	VSS[162]	K39
B11	VSS[163]	K46
B15	VSS[164]	K7
B19	VSS[165]	L18
B23	VSS[166]	L2
B27	VSS[167]	L20
B31	VSS[168]	L26
B35	VSS[169]	L28
B39	VSS[170]	L36
B7	VSS[171]	L46
F45	VSS[172]	M12
BB12	VSS[173]	M18
BB16	VSS[174]	M22
BB20	VSS[175]	M24
BB22	VSS[176]	M30
BB24	VSS[177]	M32
BB28	VSS[178]	M34
BB30	VSS[179]	M38
BB38	VSS[180]	M4
BB4	VSS[181]	M42
BB46	VSS[182]	M46
BC14	VSS[183]	M8
BC18	VSS[184]	N18
BC2	VSS[185]	P30
BC22	VSS[186]	N47
BC26	VSS[187]	P11
BC32	VSS[188]	P18
BC34	VSS[189]	T33
BC36	VSS[190]	P40
BC40	VSS[191]	P43
BC42	VSS[192]	P47
BC48	VSS[193]	P7
BD46	VSS[194]	R2
BD5	VSS[195]	R48
BE22	VSS[196]	T12
BE26	VSS[197]	T37
BE40	VSS[198]	T4
BF10	VSS[199]	W34
BF12	VSS[200]	T46
BF16	VSS[201]	T47
BF20	VSS[202]	T8
BF22	VSS[203]	V11
BF24	VSS[204]	V17
BF26	VSS[205]	V26
BF28	VSS[206]	V27
BD3	VSS[207]	V29
BF30	VSS[208]	V31
BF38	VSS[209]	V36
BF40	VSS[210]	V39
BF8	VSS[211]	V43
BG17	VSS[212]	V7
BG21	VSS[213]	W17
BG33	VSS[214]	W19
BG44	VSS[215]	W2
BG8	VSS[216]	W27
BH11	VSS[217]	W48
BH15	VSS[218]	Y12
BH17	VSS[219]	Y38
BH19	VSS[220]	Y4
H10	VSS[221]	Y42
BH27	VSS[222]	Y46
BH31	VSS[223]	Y8
BH33	VSS[224]	BG29
BH35	VSS[225]	N24
BH39	VSS[226]	AJ3
BH43	VSS[227]	AD47
BH7	VSS[228]	B43
D3	VSS[229]	BE10
D12	VSS[230]	BG41
D16	VSS[231]	G14
D18	VSS[232]	H16
D22	VSS[233]	T36
D24	VSS[234]	BG22
D26	VSS[235]	AJ21
D30	VSS[236]	AJ24
D32	VSS[237]	AJ33
D34	VSS[238]	AJ34
D38	VSS[239]	C22
D42	VSS[240]	AK12
D8	VSS[241]	AK3
E18	VSS[242]	AP13
E26	VSS[243]	M14
G18	VSS[244]	AP3
G20	VSS[245]	AP1
G26	VSS[246]	BE16
G28	VSS[247]	BC16
G36	VSS[248]	BG28
G48	VSS[249]	BJ28
H12	VSS[250]	
H18	VSS[251]	
H22	VSS[252]	
H24	VSS[253]	
H26	VSS[254]	
H30	VSS[255]	
H32	VSS[256]	
H34	VSS[257]	
F3	VSS[258]	

CougarPoint_Rev_1p0

U811H

H5	VSS[0]	AK38
AA17	VSS[1]	AK4
AA2	VSS[2]	AK42
AA3	VSS[3]	AK46
AA33	VSS[4]	AK8
AB34	VSS[5]	AL16
AB11	VSS[6]	AL17
AB14	VSS[7]	AL19
AB39	VSS[8]	AL2
AB4	VSS[9]	AL21
AB43	VSS[10]	AL23
AB5	VSS[11]	AL26
AB7	VSS[12]	AL27
AC19	VSS[13]	AL31
AC2	VSS[14]	AL33
AC21	VSS[15]	AL34
AC24	VSS[16]	AL48
AC33	VSS[17]	AM11
AC34	VSS[18]	AM14
AC48	VSS[19]	AM36
AD10	VSS[20]	AM39
AD11	VSS[21]	AM43
AD12	VSS[22]	AM45
AD13	VSS[23]	AM46
AD19	VSS[24]	AM7
AD24	VSS[25]	AN2
AD26	VSS[26]	AN29
AD27	VSS[27]	AN3
AD33	VSS[28]	AN31
AD34	VSS[29]	AP12
AD36	VSS[30]	AP19
AD37	VSS[31]	AP28
AD38	VSS[32]	AP30
AD39	VSS[33]	AP32
AD4	VSS[34]	AP38
AD40	VSS[35]	AP4
AD42	VSS[36]	AP42
AD43	VSS[37]	AP46
AD45	VSS[38]	AP8
AD46	VSS[39]	AR2
AD8	VSS[40]	AR48
AE2	VSS[41]	AT11
AE3	VSS[42]	AT13
AF10	VSS[43]	AT18
AF12	VSS[44]	AT22
AD14	VSS[45]	AT26
AF16	VSS[46]	AT28
AF19	VSS[47]	AT30
AF24	VSS[48]	AT32
AF26	VSS[49]	AT34
AF27	VSS[50]	AT38
AF29	VSS[51]	AT42
AF31	VSS[52]	AT46
AF38	VSS[53]	AT7
AF4	VSS[54]	AU24
AF42	VSS[55]	AU30
AF46	VSS[56]	AV16
AF5	VSS[57]	AV20
AF7	VSS[58]	AV24
AF8	VSS[59]	AV30
AG19	VSS[60]	AV38
AG2	VSS[61]	AV4
AG31	VSS[62]	AV43
AG48	VSS[63]	AV8
AH11	VSS[64]	AW14
AH3	VSS[65]	AW18
AH36	VSS[66]	AW2
AH39	VSS[67]	AW22
AH40	VSS[68]	AW26
AH42	VSS[69]	AW28
AH46	VSS[70]	AW32
AH7	VSS[71]	AW34
AJ19	VSS[72]	AW36
AJ21	VSS[73]	AW40
AJ24	VSS[74]	AW48
AJ33	VSS[75]	AV11
AJ34	VSS[76]	AV12
AK12	VSS[77]	AV22
AK3	VSS[78]	AY28
	VSS[79]	

CougarPoint_Rev_1p0

FLEX Computing

Project Name :
H710D11

Title :
PCH_9/10_GND

Size :

Document Number :
HPMH-40GAB6600-B130

Rev :
B

Date: Monday, November 08, 2010

Sheet: 20 of 63

Signal	Usage	When Sampled	Internal PULL	Comment
SPKR	No Reboot	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: If the signal is sampled high, this indicates that the system is strapped to the No Reboot mode L: Cougar Point will disable the TCO Timer system reboot feature (Chipset Config Registers' Offset (3410h:Bit 5)). Default
INIT3_3V#	Reserved	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	This signal should not be pulled low
GNT[3]#/GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	H: Top Block Swap Mode disabled Default L: If the signal is sampled low, this indicates that the system is strapped to the Top Block swap mode
INTVRMEN	Integrated 1.05 V VRM Enable / Disable	Always	NA	H: Integrated 1.05V VRMs enabled Default This signal should always be External pulled high L: Integrated 1.05V VRMs disabled
GNT1#/GPIO51/	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	GNT1# SATA1GP Boot BIOS Location 0 0 LPC 0 1 Reserved 1 0 PCI 1 1 SPI Default
SATA1GP/ GPIO19	Boot BIOS Strap bit[0] BBS[0]	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	
GNT2#/GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	H: Should not be pulled low for desktop and mobile Default ESI compatible mode is for server platforms only. L: Configures DMI for ESI compatible operation
HDA_SDO	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of RSMRST#	Internal PD	H: If sampled high, the Flash Descriptor Security will be overridden. L: If strap is sampled low, (Default) the security measures defined in the Flash Descriptor will be in effect. This signal should not be pulled high
DF_TVS	DMI and FDI Tx/ Rx Termination Voltage	Rising edge of PWROK	Internal PD	The internal pull-down is disabled after PLTRST# deasserts
GPIO28	On-Die PLL Voltage Regulator	Rising edge of RSMRST# pin	Internal PU	H: The On-Die PLL voltage regulator is enabled when sampled high Default L: When sampled low the On-Die PLL Voltage Regulator is disabled
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	Internal PD	H: On-Die PLL VR is supplied by 1.5 V Default L: On-Die PLL VR is supplied by 1.8 V
GPIO15	TLS Confidentiality	Rising edge of RSMRST# pin	Internal PD The weak internal pull-down is disabled after RSMRST# deasserts	H: Intel ME Crypto TLS cipher suite with confidentiality Default L: Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
L_DDC_DATA	LVDS Detected	Rising edge of PWROK	Internal PD The internal pull-down is disabled after PLTRST# deasserts.	H: LVDS is detected Default L: LVDS is not detected
SDVO_CTLRDATA	Port B Detected	Rising Edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port B is detected L: Port B is not detected Default
DDPC_CTLRDATA	Port C Detected	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port C is detected L: Port C is not detected Default
DDPD_CTLRDATA	Port D Detected	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port D is detected L: Port D is not detected Default
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable	Always	NA	If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
SATA2GP/ GPIO36	Reserved	Rising edge of PWROK	Internal PD (The internal pull-down is disabled after PLTRST# deasserts.)	NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved	Rising edge of PWROK	Internal PD (The internal pull-down is disabled after PLTRST# deasserts.)	NOTE: NOTE: This signal should not be pulled high when strap is sampled.
GPIO8	Reserved	Rising edge of RSMRST#	Internal PU (Pull-up is disabled after RSMRST# is deasserted.)	NOTE: This signal should not be pulled low

PAD24 1 SPKR (12,33)

PAD21 1 INIT3_3V# (17)

R70 1 2 1K NA STRAP_GNT3# (16)

+V3.3A_RTC R896 1 2 330K PCH_INTVRMEN (12)

R69 1K NA R943 1K NA STRAP_GNT1# (16) STRAP_SATA1GP (12)

PAD10 1 STRAP_GNT2# (16)

3.3VS R1115 1 2 1K NA PCH_HDA_SDO (12,29)

1.8VS R933 1 2 2.2K PLACE 2.2K CLOSE TO THE BRANCHING POINT
(3) H_SNB_IVB# R929 1 2 1K DF_TVS (17)

PAD35 1 PLL_ODVR_EN (17)

3.3VSTBY_PCH R107 1 2 1K HDA_SYNC_R (12)

3.3VSTBY_PCH NA R939 1 2 1K STRAP_PCH_GPI15 (17)

+V3.3A_RTC R1067 1 2 330K R899 1 2 330K NA DSWODVRN DSWODVRN (14)

R1110 1 2 10K NC_PCH_GPI36 (17)

R151 1 2 10K FDI_OVRVLTG FDI_OVRVLTG (17)

R918 1 2 1K STRAP_PCH_GPO8 (17)

NO REBOOT	
NA	Low=Disable(Default)
MOUNTED	High=Enable

A16 swap override Strap	
STP_A160VR	Low = A16 swap override High = Default

INTVRMEN- Integrated SUS 1.05V VRM Enable
--

Flash Descriptor Security Override	
PCH_HDA_SDO	NA Low=Disable(Default) MOUNTED High=Enable

DMI & FDI Termination Voltage	
DF_TVS	Set to Vss when LOW Set to Vcc when HIGH

PLL ON DIE VR ENABLE	
PLL_ODVR_EN	ENABLE- UNSTUFF DISABLE-STUFF

HR only support 1.5 V
HDA_SYNC need PU to HDA SUS rail through 1k ohm
for 451710_451710 SPEC

DSWODVRN - On Die DSW VR Enable	
Pull High	Enable (Default)
Pull Down	Disable


DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT



GPIO8 Integrated Clock Chip Enable	
High	: Disable
Low	: Enable(default)

FLEXComputing			
Project Name : H710DI1		Title : PCH_10/10_STRAP	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B	
Date: Monday, November 08, 2010		Sheet: 21	of 63


D-Sub




For DGPU debug




For DGPU debug



5V/1.1A




Check with Connector spec



FLEXComputing


Project Name : H710D11		Title : CRT CONN	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date : Monday, November 08, 2010		Sheet : 22 of 63	









- | | | | |
|---------------------------------|--|----------------------------------|------------|
| FLEX Computing | | | |
| Project Name :
H710D11 | | Title :
eDP_LVDS CONN_HP Logo | |
| Size : | Document Number :
HPMH-40GAB6600-B130 | | Rev :
B |
| Date: Monday, November 08, 2010 | | Sheet : | 23 of 63 |

HDMI

CLOSE to CN_HDMI1
HPMH-32-4000000104G




Intel Huron River: 680 ohm
AMD Danube: 715 ohm
AMD Sabine: 715 ohm



HDMI

CN_HDMI801




2HE1565-000111
CN-HDMI-19DIP-7H1-RVS
HPMH-38-00F0000017G



FLEX Computing			
Project Name : H710DI1		Title : HDMI CONN	
Size : Custom	Document Number : HPMH-40GAB6600-B130		Rev : B
Date : Monday, November 08, 2010		Sheet : 24	of 63

HDD


Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist



2nd HDD


FOR 17" MB USE WTB CONNECTOR

CONN SPEC: 0.3A/PIN



Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist

ODD




Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist

TDC: 2A

Change to Cable type Conn

ODD Zero Power

Check if meet max current!!



G-Sensor

G-SENSOR


ST HP3DC

3.3VS

ADDR: 0011000x(30h) - SDO PD

ADDR: 0011010x(32h) - SDO NC

SINK: ??mA@VoL=0.33V(MAX)




Pin 8
1: I2C mode
0: SPI enabled

HP3DC
IC HP3DCTR G-sensor LGA-16
PN = HPMH-15-023000011G

SMB_CLK_3 C318 1 2 33PF/50V/0402 NA
SMB_DATA_3 C306 1 2 33PF/50V/0402 NA


KB Backlit




FLEX Computing

Project Name:	H710D11	Title:	HDD_ODD_G-Sensor_KB BKL
Size:	Document Number:	Rev:	B
Date:	Monday, November 08, 2010	Sheet:	25 of 63

Web CAM




Blue Tooth




TouchScreen

Touch Screen power is 5V type


Peak 200mW 40mA




Finger Print




Touch Pad(Pick Button)




LID




PWRBTN BOARD





connector on Mother Board for
Power Button/LED/LID Daughter board






USB BOARD




Mini-PCIE - WLAN (Half size)



HP 2011 WLAN SPEC 2nd RF ON/OFF Pin
Primary path is to implement it on pin 51,
but 0 Ohm strap to pin 19 required for
Intel Rainbow Peak ES2 cards use
(QS will transition to pin 51).




Thermal Sensor
(REMOTE : DGPU)
(LOCAL : CPU)



THERMAL IC FOR CPU or DGPU


WINBOND	W83L771AWG	ODMH-15-00G0000017G 1001100x(98h)
ON SEMI	ADT7421ARMZ-REEL	???
GMT	G780P81U	???

FAN CONN




Card Reader

Layout note : all resistor & capicator close to Chip pin & Connector pin




FOR 17" MB USE WTB CONNECTOR



FOR 15" MB ALL COMPONENT : NA

FOR 17" MB ALL COMPONENT : MOUNT

FOR 15" MB USE CardReader CONNECTOR



FOR 15" MB ALL COMPONENT : MOUNT

FOR 17" MB ALL COMPONENT : NA

FLEX Computing

Project Name : H710DI1	Title : Card Reader (R5U220)
Size : Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010	Sheet: 30 of 63

FLEX Computing

Project Name :
H710DI1

Title :	RESERVE
---------	---------

Size :	Document Number : HPMH-40GAB6600-B130
--------	---

Rev :	B
-------	---

Date: Monday, November 08, 2010 Sheet : 32 of 63

Sheet : 32 of 63

If without supply Woofer all page NA

WOOFER AMP

HPA00836PWPR
HTSSOP28-25P6X220-TH

HPA00836PWPR
28PIN


C9742 GND
near by CODEC

5VS

GAIN 20dB

G1=0 G0=0 GAIN=20dB
G1=0 G0=1 GAIN=26dB
G1=1 G0=0 GAIN=32dB
G1=1 G0=1 GAIN=36dB

Kevin modify-0909












NA
Always NA


FLEXComputing

Project Name: H710DI1		Title: Audio 3/3 WOOFER AMP	
Size:	Document Number:	Rev:	
	HPMH-40GAB6600-B130	B	
Date: Monday, November 08, 2010	Sheet: 35	of 63	


USB3.0 NEC uDP720200




[illegible][illegible]



TDC: ?A




TDC: 0.3A



TDC: ?A


check ID

ME4626 :
Vgs(th): 3V(max)
Rds(on): 3.2m@Vgs = 10V (Max)
Rds(on): 4.9m@Vgs = 4.5V (Max)
Id : 23A



TDC: 0.6A

7/26 Matutina Modify



TDC: 5A

3.3V

ME2306D:


Vgs(th) : 1.0V(min),3.0V(max)
Rds(on) : 31m @ Vgs = 10V(MAX)
Rds(on) : 52m @ Vgs = 4.5V(MAX)
Id : 3.9A(Max)

ME4894-G:

Vgs(th) : 1.0V(min),3.0V(max)
Rds(on) : 11.7m @ Vgs = 10V (MAX)
Rds(on) : 18.2m @ Vgs = 4.5V(MAX)
Id : 11.5A(Max)

ME2301A:


Vgs(th) : -0.9V(max)
Rds(on) : 75m @ Vgs = -4.5V(MAX)
Id : -2.8A(Max)



500mW / 3.3V

20100921

Charger



5V / 3.3VSTBY

Freq=300KHz
TDC = 7 A
OCP = 10 A

* Options 1.
5VSTBY

Freq=375KHz
TDC = 4 A
OCP = 5.7 A

* Options 2.

Table 3. Enabling State


EN0	ENTRIP1	ENTRIP2	VREF	VREG5	VREG3	CH1	CH2	VCLK
GND	Don't Care	Don't Care	Off	Off	Off	Off	Off	Off
R to GND	Off	Off	On	On	On	Off	Off	Off
R to GND	On	Off	On	On	On	On	Off	Off
R to GND	Off	On	On	On	On	Off	On	Off
R to GND	On	On	On	On	On	On	On	Off
Open	Off	Off	On	On	On	Off	Off	Off
Open	On	Off	On	On	On	On	Off	On
Open	Off	On	On	On	On	Off	On	Off
Open	On	On	On	On	On	On	On	On



PU3-m1
For layout request, no connect anything.

+15V Charge pump



FLEX Computing

Project Name : H710D11 Title : 5VSTBY_3VSTBY(TPSS1125)
Size : Custom Document Number : HPMH-40GAB6600-B130 Rev : B
Date : Monday, November 08, 2010 Sheet : 41 of 83





Vcore setting Table			
	45W	35W	
Reference	SV-QC	SV-DC	For 35W component PN
PU15	NCP5911	NA	
PR153	0_0603_5%	NA	
PC153	0.22UF_25V_0603	NA	
PR159	49.9_0402_1%	NA	
PC163	2.2UF_6.3V_0603	NA	
PQ820	FDMS7692	NA	
PQ819	FDMS0308S	NA	
PL808	0.36uH	NA	
PR874	73.2K_0402_1%	41.2K_0402_1%	HPMH-30-141221-990G
PR861	24K_0402_1%	24.9K_0402_1%	HPMH-30-124921-990G
PR867	21K_0402_1%	12.4K_0402_1%	HPMH-30-112421-990G



1.05VS_VCCIO
1.05VS

(38,45) 1.05VS_PWRGD

(38,46) 1.05V_VCCIO_EN

$$I_{OCP} = ((PR4551 * 10) / 8 * R_{ds(on)}) + I_{O(max)} / 6 = 18.4A$$

Freq=430KHz


RF pull down to GND with resistor : Auto-skip
RF connect to PGOOD with resistor : Force CCM

TDC=12.87A
OCP=15.54A

$$V_o = 0.75 * (1 + (PR529 / PR531)) = 0.75 * (1 + 0.47) = 1.107V$$


FLEX Computing

Project Name : H710DI1		Title : 1.05VS(TPS51218)	
Size : Custom	Document Number : HPMH-40GAB6600-B130		Rev : B
Date : Monday, November 08, 2010		Sheet : 44 of 63	

VCCSA

VCCSA_VID[0]	VCCSA_VID[1]	VCCSA
0	0	0.9
0	1	0.8


1.8VS



MAX:
UI=1.45A

1.8VS for CPU & PCH

FLEX Computing			
Project Name : H710D11		Title : 1.8VS	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet :	47 of 6



Whistler_M2
 IC 216-0810001 Whistler XT-M2 FCBGA-962
 HPMH-10-0020000048G

GPU TYPE	PN
Whistler XT	HPMH-10-0020000048G
Seymour-XT	HPMH-10-0020000049G

FLEX Computing		
Project Name : H710D11		Title : Capilano_1/5_Pcie/LVDS
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B
Date : Monday, November 08, 2010		Sheet : 48 of 63

```
For del vBIOS ROM design:
1.P49 -U8,C47,R54
2.P53 -R1001,R1002,R1015
```

For GDDR5 used

VGA_3.3VS

U8

VDD 8

SI 5 DGPU_ROMSI

SO 2 DGPU_ROMSO

CE# 1 DGPU_ROMCS#

WP# 6

SCK 8 DGPU_ROMSCK

HOLD# 7

VSS 4


IC P25LV010A-100SCER 1MBIT SOIC-8

0.1uF/10V



10K

VGA_3.3VS

1N4148



NA for del vBIOS ROM design.



VGA_1.8VS

R1100 10K NA

R1019 10K

R1018 10K NA

VMEM_ID











VMEM_ID1


VMEM_ID2

1


PADDR13

100 MHz Spread Selection Table			
PIN3	PIN7	PIN5	
S1	S0	Down Spread%	
L	L	OFF	
L	M	-0.5	
L	H	-2.5	
M	L	-0.25	
M	M	-0.75	
M	H	-1.0	
H	L	-1.5	
H	M	-2.0	Default
H	H	-3.0	






Whisper_M2
IC 216-0810001 Whisper XT-M2 FCBGA-962
HPMH-10-0020000048G









UI NA
DI Mount


AMD recommend Rds(on): 140m



AMD recommend Rds(on): 21m



L	H
DGPU ON	DGPU OFF



VID4 (PP2) (GPIO16)	VID3 (PP1) (GPIO20)	VID2 (PP0) (GPIO15)	VGA_CORE
0	0	1	1.05V
1	0	0	0.900V

VID						V _{DAC} (V)
6	5	4	3	2	1	0
0	1	0	0	1	0	0
0	1	1	0	0	0	0

5VS PU maybe leakage in BACO. Change to VGA_3.3VS

(49) PWRPLAY_VID2
(49) PWRPLAY_VID1
(49) PWRPLAY_VID0

VGA_CORE EN change R and C for power down

(29.56) DGPU_PWR_EN

PX_EN = 0, for Normal Operation
PX_EN = 1, for BACO MODE


PC17
35W==>HPMH-31-0020000064G 0.22u/25v_0603
15W==>HPMH-31-141047-950G 0.1uF/25V/0603

PL803
35W==>HPMH-32-800562-020G 0.56uH 25A PCMC104T-R56MN
15W==>HPMH-32-4000000181G 1uH 18A PCMC104T-1R0MN

PR6
35W==>HPMH-30-220021-990G 20K_0402_F
15W==>HPMH-30-154921-990G 54.9K_0402_F

PR13
35W==>HPMH-30-001006-990G 10_0402_J
15W==>HPMH-30-107521-990G 7.5K_0402_F

15W 時需改值



	15W	15W
TDC	15A	35A
OCF	22.5A	50A
















OD, PU is at PCH/SB

15W 時MOUNTED

深藍色框內為15W NA


VID0	VGA_CORE
0	0.9
1	1.1

FLEX Computing	
Project Name: H710D11	Title: VGA_CORE(TPS51728)35W
Size: Custom	Document Number: HPMH-40GAB6600-B130
Date: Monday, November 08, 2010	Rev: 8
Sheet: 57	of 63




FLEXComputing		
Project Name : H710D11	Title : PAD_SCREW_ Moat Cap	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010		Sheet: 58 of 63


THERMAL




Power Diagram



G3 to S0 (without Deep S4/S5)





G3 to Sx (support Deep S4/S5) This Platform Without SUPPORT




Blue: PWM
Green: EC
RED: MOSFET or Others


S5 to S0



S0 to S5 (WoLAN Disable) (without Deep S4/S5)




S0 to S5 (support Deep S4/S5)



Deep S4/S5

S0 to S4/S5



Start Shutdown Sequence

Blue: PWM
Green: EC
RED: MOSFET or Others

www.s-manuals.com